B. Vamsi Krishna et al. 2020. ANALYSIS OF VEDIC MULTIPLIER FOR CONVENTIONAL CMOS, COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) & DOUBLE PASS TRANSISTOR LOGIC (DPL) LOGICS. PalArch’s Journal of Archaeology of Egypt / Egyptology. 17, 7 (Nov. 2020), 5649–5656.