B. Vamsi Krishna, Botta. Chakradhar, S. Nagaraj, & Dr.P.K. Anand Prem. (2020). ANALYSIS OF VEDIC MULTIPLIER FOR CONVENTIONAL CMOS, COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) & DOUBLE PASS TRANSISTOR LOGIC (DPL) LOGICS. PalArch’s Journal of Archaeology of Egypt Egyptology, 17(7), 5649–5656. Retrieved from https://archives.palarch.nl/index.php/jae/article/view/2737