B. Vamsi Krishna (2020) “ANALYSIS OF VEDIC MULTIPLIER FOR CONVENTIONAL CMOS, COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) & DOUBLE PASS TRANSISTOR LOGIC (DPL) LOGICS”, PalArch’s Journal of Archaeology of Egypt / Egyptology, 17(7), pp. 5649–5656. Available at: https://archives.palarch.nl/index.php/jae/article/view/2737 (Accessed: 4 November 2025).