[1]
B. Vamsi Krishna, Botta. Chakradhar, S. Nagaraj, and Dr.P.K. Anand Prem, “ANALYSIS OF VEDIC MULTIPLIER FOR CONVENTIONAL CMOS, COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) & DOUBLE PASS TRANSISTOR LOGIC (DPL) LOGICS”, J Arch.Egyptol, vol. 17, no. 7, pp. 5649–5656, Nov. 2020.