B. Vamsi Krishna, Botta. Chakradhar, S. Nagaraj, and Dr.P.K. Anand Prem. “ANALYSIS OF VEDIC MULTIPLIER FOR CONVENTIONAL CMOS, COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) & DOUBLE PASS TRANSISTOR LOGIC (DPL) LOGICS”. PalArch’s Journal of Archaeology of Egypt / Egyptology 17, no. 7 (November 28, 2020): 5649–5656. Accessed December 22, 2025. https://archives.palarch.nl/index.php/jae/article/view/2737.